

1

sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)

Hit <CR> to continue

```

iscn68==>load 120d0
pc = 120d0
iscn68==>t
pc=00000000 ipc=040 ep=000 ui=f head 1
iscn68==>tipr
80
iscn68==>t
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=081 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=068 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=069 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06a ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06b ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06c ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06d ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06e ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=070 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=071 ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=c00 ep=000 ui=0 head 1
iscn68==>t
pc=000120d0 ipc=c00 ep=000 ui=0 head 1
iscn68==>t
pc=000120d0 ipc=c00 ep=000 ui=0 head 1
iscn68==>t
pc=000120d0 ipc=011 ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=110 ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=111 ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=111 ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=112 ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=112 ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=112 ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=129 ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=12a ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=12b ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=011 ep=000 ui=0 head 1
iscn68==>t
pc=000120d0 ipc=c00 ep=000 ui=0 head 1
iscn68==>in "fu_mmqueue"

```

coldstart complete in pc=120d0
 check Icache =>
 sent PC TO SWAPPER

-> program PTE MISS

↓ Porównując to z debugowaniem że
 nie dozwolone przejście - wskazuje
 na uszkożenie w PC w
 translacjone adresu log -> fizyc.
 i należałoby zapytać DC
 robiliśmy to 2x dla pewności
 to samo! to coldstart i 60 t

again PTE MISS!
 Błęd

zaposta na
 program ponawia do tego adresu
 w pamięci wczesnej.

Including: fu_mmqueue

Message: Dump mmqueue with dump_mmq (head #)

Log_char returning EOF

skoro tak to look at

iscn68==>dump_mmq and

MMQUEUE	Head 1			POP			part	qinh	MOx_EN			MEx_EN			CU			
NUM	ITEMS	_qpush	empty	full	q	qq	qqq	2	svx	3	2	1	0	3	2	1	0	EN
	0	1	1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0

o	loc	or	bd	ga0	gal	req				full	op				mmq	cu	mxv	inh	
k	ptr	#	01	<<3	<<3	01*	sz	rot	unit	rtn	upd	rdy	vm	act	en	dual	ust		
	wp->	0	(next position to be written)																
N	qw->	0	22	0d0	cad6a0d0	11	2	0	1	VP	19	S4u	1	1	1	0	0	1	0
N	rp->	0	22	f80	003fff80	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N	qr->	0	22	f80	003fff80	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N	f	22	ff8	003ffff8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	e	22	ff0	003ffff0	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	d	22	fe8	003ffffe8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	c	22	fe0	003ffffe0	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	b	22	fd8	003fffd8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	a	22	fd0	003fffd0	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	9	22	fc8	003fff8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	8	22	fc0	003fff80	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	7	22	fb8	003fff8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	6	22	fb0	003fff80	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	5	22	fa8	003fff8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	4	22	fa0	003fff80	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	3	22	f98	003fff8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	2	22	f90	003fff80	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0
N	1	22	f88	003fff8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0	0

iscn68==>in "hang"

addresses tutaj look at do by wyolnuk -> four post
tutaj paron nie dziala sie nie jedzej z ponizj
adres z glA1

Including: hang

Display hang state of the cpu with hang (head #)

Default Head [:900]:

Log_char returning EOF

iscn68==>hang
hang

Cpu 1

IPP: (pc) (ba) (na) ja as_pend vp_pend inst_rdy
 000120d0 00000000 000120d8 000120d0 0 0 0
 ia la_maxed pur_state
 000120e0 0 5

ASP: ipc upc ui_valid ui_lvl_1 ip_inh mem_idle fu_busy vc_idle
 c00 c01 0 0 0 0 0 0 1

SFU: vl vs vg_busy1 vg_dbusy1 vg_vlc vg_dvlc vg_qmop vg_qsiz
 00 00000000 0 0 ff 0 0 0
 mmqempty vl_rdy_as vl_rdy_vc vmq_ptr vpq_ptr
 1 0 0 0 0

DCU: qreg qfault qlab_full qrd_cyc qwr_cyca qex_cyc qlal
 1 0 0 1 0 1 000120d8

VPC: (disp) ip_disp (ep) ul_active_1 ul_uia ua_active ua_uia um_active um_uia
 0 0 000 0 000 0 000 0 000 0 000
 lbd_state dlp_state os_state_reg vmo_state_reg
 0 0 0 0

iscn68==>dump_mmq

MMQUEUE	Head 1			POP			part	qinh	MOx_EN			MEx_EN			CU			
NUM	ITEMS	_qpush	empty	full	q	qq	qqq	2	svx	3	2	1	0	3	2	1	0	EN
	0	1	1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0

o	loc	or	bd	ga0	gal	req				full	op				mmq	cu	mxv	inh
k	ptr	#	01	<<3	<<3	01*	sz	rot	unit	rtn	upd	rdy	vm	act	en	dual	ust	

He one of these addresses should be in

akurat jest jui
tutaj next instr.
adres
jesten z
lyle casher
paronnen
wyrej

wp-> 0 (next position to be written)

? wie ma

N	qw->	0	22	0d0	cad6a0d0	11	2	0	1	VP	19	S4u	1	1	1	0	0	1	0
N	rp->	0	22	f80	003fff80	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N	qr->	0	22	f80	003fff80	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N		f	22	ff8	003ffff8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N		e	22	ff0	003ffff0	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N		d	22	fe8	003ffffe8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N		c	22	fe0	003ffffe0	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N		b	22	fd8	003ffffd8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N		a	22	fd0	003ffffd0	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N		9	22	fc8	003ffffc8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N		8	22	fc0	003ffffc0	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N		7	22	fb8	003ffffb8	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0
N		6	22	fb0	003ffffb0	11	3	0	2	IP	08	T0	1	1	1	0	0	0	0

powinno w mmqueue wie ma
jednego z adresow

Uszkodzona płyta // FU w PROCESORZE

test spu4000.

The current configuration includes the following slots:
vdb vcb dcb fub ipb asb mo0 me0 mo1 me1 sp2 cpx pia ccu2

[command [slots]] ... (end) :
> remove me1

The current configuration includes the following slots:
vdb vcb dcb fub ipb asb mo0 me0 sp2 cpx pia ccu2

[command [slots]] ... (end) :
> remove me1

The current configuration includes the following slots:
vdb vcb dcb fub ipb asb mo0 me0 sp2 cpx pia ccu2

[command [slots]] ... (end) :
> end

The test configuration includes the following slots:
vdb vcb dcb fub ipb asb mo0 me0 sp2 cpx pia ccu2

Subtest	1000	0:00:00	passed
Subtest	1100	0:00:00	passed
Subtest	1200	0:00:02	passed
Subtest	1300	0:00:01	passed
Subtest	2000	0:00:01	passed
Subtest	2110	0:00:01	passed
Subtest	2111	0:00:02	passed
Subtest	2112	0:00:01	passed
Subtest	2113	0:00:01	passed
Subtest	2114	0:00:01	passed
Subtest	2115	0:00:02	passed
Subtest	2200	0:00:01	passed
Subtest	2202	0:00:01	passed
Subtest	2205	0:00:01	passed
Subtest	2207	0:00:02	passed
Subtest	2310	0:00:01	passed
Subtest	2312	0:00:00	passed

VDB
VCB
mo1
me1

talks to all board in
computer
failed on subtest 4320
so mmmit present bo
on idrie po 2 BUSIE
could start to SCAN BASIE.

SPU-05(109):Trap: Soft error
0:00:01 passed

Subtest	2340	0:00:01	passed
Subtest	2342	0:00:01	passed
Subtest	2344	0:00:01	passed
Subtest	2402	0:00:01	passed
Subtest	3110	0:00:04	passed
Subtest	3111	0:00:03	passed
Subtest	3112	0:00:03	passed
Subtest	3113	0:00:03	passed
Subtest	3114	0:00:04	passed
Subtest	3115	0:00:03	passed
Subtest	3200	0:00:03	passed
Subtest	3205	0:00:03	passed
Subtest	3300	0:00:00	passed
Subtest	3310	0:00:03	passed
Subtest	3340	0:00:04	passed
Subtest	3402	0:00:03	passed
Subtest	4110	0:00:01	passed
Subtest	4111	0:00:01	passed
Subtest	4112	0:00:01	passed
Subtest	4113	0:00:01	passed
Subtest	4114	0:00:02	passed
Subtest	4115	0:00:01	passed
Subtest	4116	0:00:02	passed
Subtest	4200	0:00:01	passed
Subtest	4202	0:00:02	passed
Subtest	4205	0:00:01	passed
Subtest	4207	0:00:02	passed
Subtest	4310	0:00:01	passed
Subtest	4312	0:00:02	passed
Subtest	4340	0:00:13	failed

***** Thu Feb 11 12:30:14 1993 *****
Test: spu4000.t 1.18 Class: 4 Subtest: 4340 1.13 Count: 1 Error: 1
Failed: PIA Scan Ring Integrity

scan ring failure in bidirection part of scan ring isolated
failing bit (0 - 0x17f (0 - 383)): 0xd4 (212)
failure detected when writing and reading in the LEFT direction
isolation done by writing LEFT, reading RIGHT

expected buffer:
0xd6 (214) bits in buffer - 0x6 (6) bits in MSW - LSB is lower right bit
0xffff 0xffff 0x001f 0xffff 0xffff 0xffff 0xffff 0xffff

actual buffer:
0xd6 (214) bits in buffer - 0x6 (6) bits in MSW - LSB is lower right bit
0xffff 0xffff 0x000f 0xffff 0xffff 0xffff 0xffff 0xffff

Test 'spu4000.t' failed
Elapsed time: 0:01:37
: spu4000
\$\$\$ error in process diagnostic shell
\$\$\$ illegal command 'spu4000'
: test spu4000
spu4000.t: unable to determine software revision

Test 'spu4000.t' Thu Feb 11 12:32:09 1993

The current configuration includes the following slots:
vdb vcb dcb fub ipb asb mo0 me0 mol me1 sp2 cpx pia ccu2

[command [slots]] ... (end) :
> remove all

The current configuration includes the following slots:

[command [slots]] ... (end) :
> add vdb vcb mol me1

The current configuration includes the following slots:
vdb vcb mol me1

[command [slots]] ... (end) :
> end

The test configuration includes the following slots:
vdb vcb mol me1

Subtest 2114	0:00:01	passed
Subtest 2115	0:00:01	passed
Subtest 2210	0:00:01	passed
Subtest 2212	0:00:01	passed
Subtest 2215	0:00:01	passed
Subtest 2217	0:00:01	passed
Subtest 3114	0:00:03	passed
Subtest 3115	0:00:03	passed
Subtest 3210	0:00:03	passed
Subtest 3215	0:00:03	passed
Subtest 4114	0:00:02	passed
Subtest 4115	0:00:01	passed
Subtest 4116	0:00:02	passed
Subtest 4210	0:00:01	passed
Subtest 4212	0:00:01	passed
Subtest 4215	0:00:01	passed
Subtest 4217	0:00:01	passed
Subtest 5114	0:00:02	passed
Subtest 5115	0:00:02	passed
Subtest 5210	0:00:02	passed
Subtest 5215	0:00:03	passed
Subtest 6114	0:00:02	passed
Subtest 6210	0:00:02	passed
Subtest 6215	0:00:02	passed

Test 'spu4000.t' passed
Elapsed time: 0:00:48
: test spu4000
spu4000.t: unable to determine software revision

Test 'spu4000.t' Thu Feb 11 12:34:39 1993

The current configuration includes the following slots:
vdb vcb dcb fub ipb asb mo0 me0 mol me1 sp2 cpx pia ccu2

[command [slots]] ... (end) :
> remove all

The current configuration includes the following slots:

[command [slots]] ... (end) :
> add mo0 me0

The current configuration includes the following slots:

mo0 me0

[command [slots]] ... (end) :
> end

The test configuration includes the following slots:

mo0 me0

Subtest	2200	0:00:02	passed
Subtest	2202	0:00:01	passed
Subtest	2205	0:00:01	passed
Subtest	2207	0:00:01	passed
Subtest	3200	0:00:03	passed
Subtest	3205	0:00:03	passed
Subtest	4200	0:00:02	passed
Subtest	4202	0:00:01	passed
Subtest	4205	0:00:02	passed
Subtest	4207	0:00:01	passed
Subtest	5200	0:00:03	passed
Subtest	5205	0:00:02	passed
Subtest	6200	0:00:02	passed
Subtest	6205	0:00:02	passed

ok memory

Test 'spu4000.t' passed
Elapsed time: 0:00:27

: test spu4000
spu4000.t: unable to determine software revision

Test 'spu4000.t' Thu Feb 11 12:40:29 1993


The current configuration includes the following slots:

vdb vcb dcb fub ipb asb mo0 me0 mo1 me1 sp2 cpx pia ccu2

[command [slots]] ... (end) :
> ~~remove all~~

The current configuration includes the following slots:

[command [slots]] ... (end) :
> ~~add pia~~



The current configuration includes the following slots:

pia

[command [slots]] ... (end) :
> ~~end~~

The test configuration includes the following slots:

pia

Subtest	2340	0:00:01	passed
Subtest	2342	0:00:01	passed
Subtest	2344	0:00:01	passed
Subtest	3340	0:00:04	passed
Subtest	4340	0:00:13	failed

podle testy przesly; Vector processor i memory itd idg po tej samej szynie. 4 has wiec wykonata sig operacje multiply (wzrostajacy) unway wydmule. One idg po SCAN BASIE a wyniki operacji skonal. mozenie po 2 BUSIE. WYNIK 2 POPRANIEGO POST. SLOWO ALL PESTY PRZESEK TO PIA o BAB

***** Thu Feb 11 12:41:31 1993 *****
Test: spu4000.t 1.18 Class: 4 Subtest: 4340 1.13 Count: 1 Error:
Failed: PIA Scan Ring Integrity

scan ring failure in bidirection part of scan ring isolated
failing bit (0 - 0x17f (0 - 383)): 0xd4 (212)
failure detected when writing and reading in the LEFT direction
isolation done by writing LEFT, reading RIGHT

expected buffer:
0xd6 (214) bits in buffer - 0x6 (6) bits in MSW - LSB is lower right bit
0xffff 0xffff 0x001f 0xffff 0xffff 0xffff 0xffff 0xffff 0xffff

actual buffer:

0xffff 0xffff 0xffff 0xffff 0xffff 0xffff 0xffff 0xffff

Test 'spu4000.t' failed
Elapsed time: 0:00:23
: test spu4000
spu4000.t: unable to determine software revision

Test 'spu4000.t' Thu Feb 11 12:43:37 1993

The current configuration includes the following slots:
vdb vcb dcb fub ipb asb mo0 me0 mo1 me1 sp2 cpx pia ccu2

[command [slots]] ... (end) :
> remove pia

The current configuration includes the following slots:
vdb vcb dcb fub ipb asb mo0 me0 mo1 me1 sp2 cpx ccu2

[command [slots]] ... (end) :
> end

The test configuration includes the following slots:
vdb vcb dcb fub ipb asb mo0 me0 mo1 me1 sp2 cpx ccu2

Subtest 1000 0:00:00 passed
Subtest 1100 0:00:00 passed
Subtest 1200 0:00:02 passed
Subtest 1300 0:00:01 passed
Subtest 2000 0:00:01 passed
Subtest 2110 0:00:01 passed
Subtest 2111 0:00:01 passed
Subtest 2112 0:00:01 passed
Subtest 2113 0:00:01 failed

SPU Talk to all board so
zamykat sig na RIA, SCAN BUS OK BO
POPERACIONE

***** Thu Feb 11 12:43:59 1993 *****
Test: spu4000.t 1.18 Class: 2 Subtest: 2113 1.13 Count: 1 Error:
Failed: DCB Scan I/F
MSB failure: wrote 1, read 0

Test 'spu4000.t' failed
Elapsed time: 0:00:11
: !sysreset
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
: test spu4000
spu4000.t: unable to determine software revision

Test 'spu4000.t' Thu Feb 11 12:44:50 1993

The current configuration includes the following slots:
vdb vcb dcb fub ipb asb mo0 me0 mo1 me1 sp2 cpx pia ccu2

[command [slots]] ... (end) :
> remove pia

The current configuration includes the following slots:
vdb vcb dcb fub ipb asb mo0 me0 mo1 me1 sp2 cpx ccu2

[command [slots]] ... (end) :
> end

The test configuration includes the following slots:
vdb vcb dcb fub ipb asb mo0 me0 mo1 me1 sp2 cpx ccu2

Subtest 1000 0:00:00 passed
Subtest 1100 0:00:00 passed
Subtest 1200 0:00:03 passed
Subtest 1300 0:00:01 passed
Subtest 2000 0:00:00 passed
Subtest 2110 0:00:02 passed
Subtest 2111 0:00:01 passed
Subtest 2112 0:00:01 passed
Subtest 2113 0:00:01 passed
Subtest 2114 0:00:01 passed
Subtest 2115 0:00:01 passed
Subtest 2200 0:00:01 passed
Subtest 2202 0:00:01 passed

① Fu.

Dir.	CONVEX DIAGNOSTIC TEST	Rev.	MENU Description
/mnt/test	cpu4010.t	1.15	C2XX Referenced and Modified Bit Test
	cpu4030.t	1.30	C2XX CPU FUNCTIONAL DIAGNOSTICS
	cpu4040.t	1.13	VECTOR CONCURRENCY TESTS
	cpu4041.t	1.30	C2XX CPU FUNCTIONAL DIAGNOSTICS
	cpu4231.t	1.30	C2XX CPU FUNCTIONAL DIAGNOSTICS
	cpu4232.t	1.30	C2XX CPU FUNCTIONAL DIAGNOSTICS
	cpu4233.t	1.30	C2XX CPU FUNCTIONAL DIAGNOSTICS
	cpu4241.t	1.30	C2XX CPU FUNCTIONAL DIAGNOSTICS
	cpu4XXX.t	1.30	C2XX CPU FUNCTIONAL DIAGNOSTICS
	cpX4000.t	1.13	CPX/CUE,COU Utility board test
	dev4100.t	1.36	Xylogics 450/451 Controller Test Program
	dev4110.t	1.36	Xylogics 450/451 Controller Test Program
	dev4200.t	1.21	STC Tape Drive Test Program
	dev4300.t	1.24	Systech Comm Test Program
	dev4400.t	1.18	MLP2000 Controller, Line Printer Diagnostic
	dev4410.t	1.7	IKON Controller, Versatec Plotter Diagnostic

Page 1 - Enter <CR>, b, p, q, t, or ? for details: q
: test cpu4231
cpu4231.t: unable to determine software revision

Test 'cpu4231.t' Wed Feb 10 15:26:40 1993

ENTER TEST PARAMETERS

- [] Encloses allowed input ranges or values
- () Encloses the default value
- ^ Returns to the previous prompt
- :nn Returns to the prompt # nn
- : Returns to the first unsatisfied prompt
- :? Reviews previous entries

1: Run default switches? [y,n] (y) ->

TEST PARAMETER SUMMARY

Run default switches? : y

Loading and initializing test ... 0:02:49

Current Memory Allocation

File No.	Physical Address	Pid	File Name	Logical Offset
1	00200000-00226fff	0	p0r0_4231	00000000
2	00227000-00ffff	0	cpu4231.rnn	0002d000
	10000000-1069ffff	0	cpu4231.rnn	(cont)
3	106a0000-106a8fff	0	support_4231	9ffffd00
4	106a9000-106bbfff	0	p0rN_4231	20000000
5	106bc000-106cefff	0	p0rN_4231	40000000
6	106cf000-106e1fff	0	p0rN_4231	60000000
7	106e2000-106f4fff	0	p0rN_4231	80000000
8	106f5000-106fafff	0	segment7	e0000000
9	106fb000-10702fff	0	st_323_spt	f0ffff00
----	23ef0000-23ef1fff	0	pte2	NA
----	23ef2400-23ef2fff	0	ptet	NA
----	23ef3000-23efafff	0	pte2	NA
----	23efb200-23efb7ff	0	ptel	NA
----	23efb800-23ffbfff	0	ptet	NA
----	23ffc000-23ffcfff	0	pte2	NA
----	23ffd000-23ffdfff	0	ptet	NA
----	23ffe000-23ffefff	0	pte2	NA
----	23fff000-23fff5ff	0	ptel	NA
----	23fff600-23fffdff	0	ptet	NA
----	23fffe00-23ffff	0	ptel	NA

Subtest 10 0:00:01 failed

START

(fp)> boot

```
Waiting for disk ready.
SPU OS version 6.1.0.0
available memory = 909312 (888 Kbytes)
SPU root file system check in progress...
/dev/dk0b: 156 files 1760 blocks 2198 free
SPU mounted file systems check in progress...
/dev/rdk0f: 5 files 8 blocks 11095 free
/dev/rdk0e: 316 files 5576 blocks 35010 free
/dev/rdk0d: 561 files 38831 blocks 42343 free
SPU file system verified
Mounted /mnt on /dev/dk0d
Mounted /hw on /dev/dk0e
Mounted /tmp on /dev/dk0f
SPU OS booted Feb 10 16:07 1993 after power up. Freq: 60 Hz.
Wed Feb 10 16:12:04 CST 1993
```

```
Using cop to determine installed boards ...
Using scnlink to initialize scan structures ...
scnlink: revision 5.1 (Mon Apr 27 11:43:53 1992)
Using reset_cpus to reset cpu scanability ...
reset_cpus: revision 5.1 (Mon Apr 27 11:43:53 1992)
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
Using mcm3_config to determine memory configuration ...
mcm3_config: revision 5.1 (Mon Apr 27 11:43:52 1992)
mcm3_config: memory configuration:
# type config
0 mcm
1 mcm
2 mcm
3 mcm
config_chk: revision 5.1 (Mon Apr 27 11:43:51 1992)
config_chk: processor configuration:
Processor Type: C32XX Machine Class: 2 Serial Number: 8211
CPU 0 1
installed: X
available: X
Initializing system config files
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
```

```
SPU-OS(108):Trap: Hard error
mminit: revision 5.1 (Mon Apr 27 11:43:52 1992)
mminit: generating PCM
mminit: initializing PI, CU, and SP PCMs: 0:00:10
```

Main memory size: 100663296 bytes - 98304 K - 96 Meg

```
pair allocated 16 meg PCM blocks, from a system perspective
0 0 16
1 64 65 66 67
2
3
```

```
+++>
<Wed Feb 10 16:14:55 1993> mminit:../pcm.c:725
SW Warning (DiagWN196): mismatched memory pairs
```

```
memory pairs 0 and 1 are not populated identically
using 8 way interleave
****
mminit: interleave set to 8-way
Initialization completed.
```

```
Booting ConvexOS. Type ^C to abort
System Initialization
config_chk: revision 5.1 (Mon Apr 27 11:43:51 1992)
config_chk: processor configuration:
Processor Type: C32XX Machine Class: 2 Serial Number: 8211
CPU 0 1
installed: X
available: X
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
margin: revision 5.1 (Mon Apr 27 11:43:52 1992)
```

```

clk: n +25.01 MHZ
+5: n +5.1 VDC
+12: n +12.1 VDC
-5: n -5.2 VDC
-12: n -12.3 VDC
-2: n -2.0 VDC
-4.5: n -4.5 VDC

```

Loading control stores

```

Opened file /mnt/usr/ucode/us.200.wcs Rev 11.10
Opened file /mnt/usr/ucode/sr.wcs Rev 11.4
Opened file /mnt/usr/ucode/ua.wcs Rev 10.10
Opened file /mnt/usr/ucode/ui.wcs Rev 10.3
Opened file /mnt/usr/ucode/um.wcs Rev 10.6
Opened file /mnt/usr/ucode/vd.200.wcs Rev 10.1
Loading Scalar Control Store: us 0:23
Verifying Scalar Control Store: us 0:17
Loading Scalar Control Store: sr 0:26
Verifying Scalar Control Store: sr 0:28
Loading Vector Control Stores: ua ul um vd 0:06
Verifying Vector Control Stores: ua ul um vd 0:08

```

```

sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
mminit: revision 5.1 (Mon Apr 27 11:43:52 1992)
mminit: using PCM from /mnt/boot_db
mminit: initializing PI, CU, and SP PCMs: 0:00:10

```

Main memory size: 100663296 bytes - 98304 K - 96 Meg

```

pair allocated 16 meg PCM blocks, from a system perspective
0 0 16
1 64 65 66 67
2
3

```

```

+++>
<Wed Feb 10 16:18:22 1993> mminit:../pcm.c:725
SW Warning (DiagWN196): mismatched memory pairs

```

memory pairs 0 and 1 are not populated identically using 8 way interleave

```

****
mminit: interleave set to 8-way
mminit: using CPU 1 to initialize memory: 0:00:05
+++>

```

```

<Wed Feb 10 16:18:33 1993> mminit:../errlog.c:104
SW Error (DiagER217): cpurequest () failed

```

CPU1 nie moze zainicjowac memory.

mminit: error: hard error occurred

```

****
hard logger: revision 5.1 (Mon Apr 27 11:43:51 1992)

```

```

ME0/MCM: hard_err is not set
ME0/MCM: Soft_errors disabled.
ME0/MCM: soft_err is not set
MO0/MCM: hard_err is not set
MO0/MCM: Soft_errors disabled.
MO0/MCM: soft_err is not set
ME1/MCM: hard_err is not set
ME1/MCM: Soft_errors disabled.
ME1/MCM: soft_err is not set
MO1/MCM: hard_err is not set
MO1/MCM: Soft_errors disabled.
MO1/MCM: soft_err is not set
CPX: hard_err is not set
CPX: soft_errs is not set
CPX: hard_err is not set
CPX: soft_errs is not set
PIA: hard_err is not set
PIA: softerr is not set
ASB/ASP: hard_err is not set
DCB/DCU: Hard error detected.
DCB/DCU: [#202] Data Cache Tag parity error
DCB/DCU: [#203] Parity error in remote validate RAMs:
DCB/DCU: Port B, Side 0 Bits <23..16>
DCB/DCU: Port B, Side 1 Bits <23..16>
DCB/DCU: Port E, Side 0 Bits <23..16>

```

! ERROR superuj z DC Board

IPB/IPP: hard_err is not set
VCB/VPC: hard_err is not set
VCB/VPC: softerr is not set
VDB/VPD: hard_err is not set
0:00:27

+++>
<Wed Feb 10 16:18:52 1993> mminit:../mminit.c:654
SW Error (DiagER210): mminit failed

mminit: initialization by CPU 1 failed

Initialization Aborted
(spu)> (spu)> cpureg

Register dump for cpu: 1
a0: ffffffff00 s0: ffffffff ffffffff t0: 00000000 pc: 00000000
a1: dffffb7fff s1: ffffffff ffffffff t1: 00001014 psw: 666f0950
a2: ffffffff s2: ffffffff ffffffff t2: 00000000 ipc: 04e
a3: ffffffff s3: ffffffff ffffffff t3: ffffffff ccr: 680000
a4: ffffffff08 s4: ffffffff ffffffff t4: 00000001 cir: 0 tid: 00
a5: ffffffff s5: ffffffff ffffffff t5: 00001014 vl: 00 vs: 00000000
a6: ffffffff s6: ffffffff ffffffff t6: 0ad6bad7 vm_u: 00000000 00000000
a7: ffffffff s7: ffffffff ffffffff t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0
(spu)> cpureg -i 0

jeszcze dobre
bo abort boot
so coldstart
nie wykonal
sis odpisali

Register dump for cpu: 1
a0: 00000000 s0: 00000000 00000000 t0: 00000000 pc: 00000000
a1: 00000000 s1: 00000000 00000000 t1: 00000000 psw: 666f0950
a2: 00000000 s2: 00000000 00000000 t2: 00000000 ipc: 04e
a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 680000
a4: 00000000 s4: 00000000 00000000 t4: 00000000 cir: 0 tid: 00
a5: 00000000 s5: 00000000 00000000 t5: 00000000 vl: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 00000000 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 00000000 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

(spu)> sysreset
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
(spu)> sysreset -l2
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
(spu)> dshell

CONVEX DIAGNOSTIC SHELL

: test cpu4030
cpu4030.t: unable to determine software revision

Test 'cpu4030.t' Wed Feb 10 16:22:15 1993

ENTER TEST PARAMETERS

- [] Encloses allowed input ranges or values
() Encloses the default value
^ Returns to the previous prompt
:nn Returns to the prompt # nn
: Returns to the first unsatisfied prompt
:? Reviews previous entries

1: Run default switches? [y,n] (y) ->

TEST PARAMETER SUMMARY

Run default switches? : y

Loading and initializing test ... 0:00:28

Table with 5 columns: File No., Physical Address, Pid, File Name, Logical Offset. Contains 6 rows of memory allocation data.

```

 8 00247000-00249fff 0 pccarry_4030 000ff000
 9 0024a000-0024cfff 0 pccarry_4030 00fff000
10 0024d000-0024ffff 0 pccarry_4030 0fff0000
11 00250000-00250fff 0 wrapu_4030 1ffff000
12 00251000-00251fff 0 wrapu_4030 3ffff000
13 00252000-00252fff 0 wrapu_4030 5ffff000
14 00253000-00253fff 0 wrapu_4030 7ffff000
15 00254000-00254fff 0 wrapu_4030 9ffff000
16 00255000-00255fff 0 wrapu_4030 bffff000
17 00256000-00256fff 0 wrapu_4030 dffff000
18 00257000-00257fff 0 wrapu_4030 fffff000
19 00258000-00258fff 0 wrapl_4030 a0000000
20 00259000-00259fff 0 wrapl_4030 c0000000
21 0025a000-0025afff 0 wrapl_4030 e0000000
---- 23feb000-23ffefff 0 pte2 NA
---- 23fff000-23ffffff 0 ptel NA
Subtest 1 0:00:01 failed

```

***** Wed Feb 10 16:22:53 1993 *****
 Test: cpu4030.t 1.30 Class: 1 Subtest: 1 1.25 Count: 1 Error: 1

Failed: id.n/w #N,ak
 HARD ERROR DETECTED

```

hard logger: revision 5.1 (Mon Apr 27 11:43:51 1992)
ME0/MCM: hard_err is not set
ME0/MCM: soft_err is not set
MO0/MCM: hard_err is not set
MO0/MCM: soft_err is not set
ME1/MCM: hard_err is not set
ME1/MCM: soft_err is not set
MO1/MCM: hard_err is not set
MO1/MCM: soft_err is not set
CPX: hard_err is not set
CPX: soft_errs is not set
CPX: hard_err is not set
CPX: soft_errs is not set
PIA: hard_err is not set
PIA: softerr is not set
ASB/ASP: hard_err is not set
DCB/DCU: Hard error detected.
DCB/DCU: [#202] Data Cache Tag parity error
DCB/DCU: [#203] Parity error in remote validate RAMs:
DCB/DCU: Port B, Side 0 Bits <23..16>
DCB/DCU: Port B, Side 1 Bits <23..16>
DCB/DCU: Port E, Side 0 Bits <23..16>
DCB/DCU: Port E, Side 1 Bits <23..16>

```

```

IPB/IPP: hard_err is not set
VCB/VPC: hard_err is not set
VCB/VPC: softerr is not set
VDB/VPD: hard_err is not set

```

```

Register dump for cpu: 1
a0: 000000c8 s0: 00000000 00000000 t0: 00000000 pc: 00000000
a1: 00000000 s1: 00000000 00000000 t1: 000120d0 psw: 666f0950
a2: 00000000 s2: 00000000 00000000 t2: 00000000 ipc: 04e
a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 680000
a4: 00000000 s4: 00000000 00000000 t4: 00000001 cir: 0 tid: 00
a5: 00000000 s5: 00000000 00000000 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

```

```

Test 'cpu4030.t' failed
Elapsed time: 0:00:24
: isc
$$$ error in process diagnostic shell
$$$ illegal command 'isc'
: !iscn sys
iscn: revision 5.1 (Mon Apr 27 11:43:51 1992)

```

```

Initializing the symbol table for 1000 entries
Initializing pcode space to 4000 locations
Initializing p-machine stack to 1000 locations
Unable to open file 'sys' q
\ : q
$$$ error in process diagnostic shell
$$$ illegal command '\q'
: q
(spu)> cd /hw/cputest

```

(spu) > pwd

/hw/cputest

(spu) > !scn sys

iscn: revision 5.1 (Mon Apr 27 11:43:51 1992)

Initializing the symbol table for 1000 entries
Initializing pcode space to 4000 locations
Initializing p-machine stack to 1000 locations
Including sys

Verify flag is now on
Including: /hw/cputest/halt_off

Log_char returning EOF
Including: /hw/cputest/asp_func

Log_char returning EOF
Including: /hw/cputest/load

Log_char returning EOF
Including: /hw/cputest/clock

Log_char returning EOF
Including: /hw/cputest/hard

Display hard error state of cpu with hard (head #)
Default Head [:900]:

Log_char returning EOF
Including: /hw/cputest/tipr

Log_char returning EOF
Default Head 1

Before Executing load (addr), TYPE !sysreset

Log_char returning EOF
iscn68==>!sysreset
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)

Hit <CR> to continue

iscn68==>!sysreset -12
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)

Hit <CR> to continue

iscn68==>!cpureg

Register dump for cpu: 1

a0: 000000c8	s0: 00000000	00000000	t0: 00000000	pc: 00000000
a1: 00000000	s1: 00000000	00000000	t1: 00000000	psw: 666f0950
a2: 00000000	s2: 00000000	00000000	t2: 00000000	ipc: 000
a3: 00000000	s3: 00000000	00000000	t3: 00000000	ccr: 680000
a4: 00000000	s4: 00000000	00000000	t4: 00000001	cir: 0 tid: 00
a5: 00000000	s5: 00000000	00000000	t5: 000120d0	vl: 00 vs: 00000000
a6: 00000000	s6: 00000000	00000000	t6: 0ad6bad7	vm_u: 00000000 00000000
a7: 00000000	s7: 00000000	00000000	t7: 0ad4bad5	vm_l: 00000000 00000000

global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 IDN: 0

Hit <CR> to continue

iscn68==>load 120d0 *START TO GO TICK BY TICK*
pc = 120d0
iscn68==>tipr
80
iscn68==>t
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>!sysreset
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)

Hit <CR> to continue

iscn68==>load 120d0


```
Subtest 101 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 102 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 103 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 104 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 105 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 110 CPU:0 0:00:01 passed
          CPU:1 0:00:01 passed
Subtest 111 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 115 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 116 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 125 CPU:0 0:00:02 passed
          CPU:1 0:00:00 passed
Subtest 126 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 130 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 131 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 133 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 132 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 140 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 142 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 144 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 146 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 148 CPU:0 0:00:02 passed
          CPU:1 0:00:00 passed
Subtest 150 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 152 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 154 CPU:0 0:00:01 passed
          CPU:1 0:00:01 passed
Subtest 200 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 201 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 202 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 205 CPU:0 0:00:01 passed
          CPU:1 0:00:00 passed
Subtest 206 CPU:0 0:00:01 passed
```

^C 0:00:04

^C MENU

Enter: 0 to continue test
1 to abort test
2 to abort subtest
3 to abort and pause at end of current subtest

> 1

Test 'cpu4030.t' aborted

Hit any character to continue ('q' to stop):

Hit <CR> to continue

iscn68==>!sysreset

sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)

Hit <CR> to continue

iscn68==>cpureg

on line: 29 of file: stdin

Error token parsed in SESSION

iscn68==>!cpureg

Register dump for cpu: 0

a0:	001a70ac	s0:	00000000	000000a0	t0:	003ffff8	pc:	00000000	
a1:	00000000	s1:	00000000	0000a0a1	t1:	003fe000	psw:	008000c0	
a2:	54555657	s2:	00000000	00005253	t2:	00000ff8	ipc:	000	
a3:	a4a5a6a7	s3:	00000000	0000a2a3	t3:	23fe85e0	ccr:	000000	
a4:	a8a9aaab	s4:	00000000	0000a6a7	t4:	00000019	cir:	0 tid: 00	
a5:	58595a5b	s5:	00000000	00005657	t5:	00018d10	vl:	00 vs: 00000000	
a6:	a0a1a2a3	s6:	00000000	0000a0a1	t6:	0ad6bad7	vm_u:	00000000 00000000	
a7:	50515253	s7:	00000000	00005051	t7:	0ad4bad5	vm_l:	00000000 00000000	
global_int_enab:	00	local_int_enab:	ff	int_mode:	00	target_CPU:	0	ION:	0

Register dump for cpu: 1

a0:	00000000	s0:	ffffffff	ffffffff	t0:	00000000	pc:	00000000	
a1:	00000000	s1:	ffffffff	ffffffff	t1:	00018d10	psw:	800000c0	
a2:	00000000	s2:	ffffffff	ffffffffff	t2:	00000000	ipc:	000	
a3:	ffffffff	s3:	ffffffff	ffffffff	t3:	ffffffff	ccr:	000000	
a4:	ffffffff	s4:	ffffffff	ffffffff	t4:	0000001b	cir:	0 tid: 00	
a5:	ffffffff	s5:	ffffffff	ffffffff	t5:	00018b80	vl:	00 vs: 00000000	
a6:	00000000	s6:	ffffffff	ffffffff	t6:	0ad6bad7	vm_u:	00000000 00000000	
a7:	ffffffff	s7:	ffffffff	ffffffff	t7:	0ad4bad5	vm_l:	00000000 00000000	
global_int_enab:	00	local_int_enab:	ff	int_mode:	00	target_CPU:	0	ION:	0

Hit <CR> to continue

iscn68==>!cpureg -i 0

Register dump for cpu: 0

a0:	00000000	s0:	00000000	00000000	t0:	00000000	pc:	00000000	
a1:	00000000	s1:	00000000	00000000	t1:	00000000	psw:	008000c0	
a2:	00000000	s2:	00000000	00000000	t2:	00000000	ipc:	000	
a3:	00000000	s3:	00000000	00000000	t3:	00000000	ccr:	000000	
a4:	00000000	s4:	00000000	00000000	t4:	00000000	cir:	0 tid: 00	
a5:	00000000	s5:	00000000	00000000	t5:	00000000	vl:	00 vs: 00000000	
a6:	00000000	s6:	00000000	00000000	t6:	00000000	vm_u:	00000000 00000000	
a7:	00000000	s7:	00000000	00000000	t7:	00000000	vm_l:	00000000 00000000	
global_int_enab:	00	local_int_enab:	ff	int_mode:	00	target_CPU:	0	ION:	0

Register dump for cpu: 1

a0:	00000000	s0:	00000000	00000000	t0:	00000000	pc:	00000000	
a1:	00000000	s1:	00000000	00000000	t1:	00000000	psw:	800000c0	
a2:	00000000	s2:	00000000	00000000	t2:	00000000	ipc:	000	
a3:	00000000	s3:	00000000	00000000	t3:	00000000	ccr:	000000	
a4:	00000000	s4:	00000000	00000000	t4:	00000000	cir:	0 tid: 00	
a5:	00000000	s5:	00000000	00000000	t5:	00000000	vl:	00 vs: 00000000	
a6:	00000000	s6:	00000000	00000000	t6:	00000000	vm_u:	00000000 00000000	
a7:	00000000	s7:	00000000	00000000	t7:	00000000	vm_l:	00000000 00000000	
global_int_enab:	00	local_int_enab:	ff	int_mode:	00	target_CPU:	0	ION:	0

Hit <CR> to continue

na A-5
bo ZTB wychodzi inform
bierze do PC w
IP board wgl jele widec

to informacje wie dociera =>
all testy przebieg?

-> usilokowac w backplane stykowca
-> inne usilokowac

6 czasem tak jest ze testy przebiegaj poprawnie
ze wszystko ok ale znasz kodys iscu
wzrost, ze tak wie jest wie wykonuje s/s
typu senyur coldstart co takzeto takze
skontrolowac pamc chlopa
ok

parowoz
00000000

ale PC zero to
zle

PC musi = t5
jezeli zalogujc s/s
coldstart jele wie
to moze byc
wolnow left
iscn

Widac ze w procesorze cos s/s dziaje
moza zapobiec i odplynac widac zmiany

a PC - some zero! cos
wie tak.

sg nobing

znowe rejezbowane procesora

all zero

c. doquest/ha

CONVEX DIAGNOSTIC SHELL

: test cpu4030
cpu4030.t: unable to determine software revision

Przy bootowaniu tutaj optymalizuj komunikat obsługi
Ebase lub w mm_

Po zrobieniu ^{dump-test} cpureg > filename next
spu)') hwdump-test hwd.txt

robimy ! sysreset
initell

dshell

: testujemy maszynę. s

Błąd EBUSA oznacza kłopoty z procesorem skalarnym, w ogóle
kredytorowi jest wskazanie na procesor skalarny to zazwyczaj ool

testu cpu4030 (najlepszy) - dlaczego się nie przebiega

-u- ip24000 bezie

-u- one testy przebiegają i co patrzyli wówczas po momentach

do isca hard -> jeśli wskazanie tutaj wśród parów był zero
u nas nie ma w ASP nam pod SEAM_S4ND
ff czyli w momencie coś ile
SO.

ENTER TEST PARAMETERS

[] Encloses allowed input ranges or values
 () Encloses the default value
 ^ Returns to the previous prompt
 :nn Returns to the prompt # nn
 : Returns to the first unsatisfied prompt
 :? Reviews previous entries

1: Run default switches? [y,n] (y) -> n
 2: Cpus to test: [ab] (ab) -> b
 3: Forced Faulting Enabled? [y,n] (n) ->
 4: Sequential Execution? [y,n] (n) ->
 5: Timeout Scale Factor? [1-100] (1) ->
 6: Dcache enabled? [y,n] (y) ->
 7: Segment of Execution? [0-7] (0) ->
 8: Chained Execution Mode? [y,n] (n) ->
 9: Loop Enabled? [y,n] (n) ->
 10: Hard Errors Enabled? [y,n] (y) ->
 11: Load Cpu Code? [y,n] (y) -> n
 12: Soft Memory Errors Enabled? [y,n] (y) ->

TEST PARAMETER SUMMARY

Run default switches? : n
 Cpus to test: : b
 Forced Faulting Enabled? : n
 Sequential Execution? : n
 Timeout Scale Factor? : 1
 Dcache enabled? : y
 Segment of Execution? : 0
 Chained Execution Mode? : n
 Loop Enabled? : n
 Hard Errors Enabled? : y
 Load Cpu Code? : n
 Soft Memory Errors Enabled? : y

Loading and initializing test ... 0:00:42

Current Memory Allocation

File No.	Physical Address	Pid	File Name	Logical Offset
1	00200000-00207fff	0	p0r0_4030	00000000
2	00208000-0023bfff	0	cpu4030.rnn	00012000
3	0023c000-0023dfff	0	p0rN_4030	20000000
4	0023e000-0023ffff	0	p0rN_4030	40000000
5	00240000-00241fff	0	p0rN_4030	60000000
6	00242000-00243fff	0	p0rN_4030	80000000
7	00244000-00246fff	0	pccarry_4030	0000f000
8	00247000-00249fff	0	pccarry_4030	000ff000
9	0024a000-0024cfff	0	pccarry_4030	00fff000
10	0024d000-0024ffff	0	pccarry_4030	0ffff000
11	00250000-00250fff	0	wrapu_4030	1ffff000
12	00251000-00251fff	0	wrapu_4030	3ffff000
13	00252000-00252fff	0	wrapu_4030	5ffff000
14	00253000-00253fff	0	wrapu_4030	7ffff000
15	00254000-00254fff	0	wrapu_4030	9ffff000

```

16 00255000-00255ffff 0 wrapu_4030 bffff000
17 00256000-00256ffff 0 wrapu_4030 dffff000
18 00257000-00257ffff 0 wrapu_4030 fffff000
19 00258000-00258ffff 0 wrapl_4030 a0000000
20 00259000-00259ffff 0 wrapl_4030 c0000000
21 0025a000-0025affff 0 wrapl_4030 e0000000
22 0025b000-00262ffff 1 p0r0_4030 00000000
23 00263000-00296ffff 1 cpu4030.rnn 00012000
24 00297000-00298ffff 1 p0rN_4030 20000000
25 00299000-0029affff 1 p0rN_4030 40000000
26 0029b000-0029cffff 1 p0rN_4030 60000000
27 0029d000-0029effff 1 p0rN_4030 80000000
28 0029f000-002a1ffff 1 pccarry_4030 0000f000
29 002a2000-002a4ffff 1 pccarry_4030 000ff000
30 002a5000-002a7ffff 1 pccarry_4030 00fff000
31 002a8000-002aaffff 1 pccarry_4030 0ffff000
32 002ab000-002abffff 1 wrapu_4030 1ffff000
33 002ac000-002acffff 1 wrapu_4030 3ffff000
34 002ad000-002adffff 1 wrapu_4030 5ffff000
35 002ae000-002aeffff 1 wrapu_4030 7ffff000
36 002af000-002afffff 1 wrapu_4030 9ffff000
37 002b0000-002b0ffff 1 wrapu_4030 bffff000
38 002b1000-002b1ffff 1 wrapu_4030 dffff000
39 002b2000-002b2ffff 1 wrapu_4030 fffff000
40 002b3000-002b3ffff 1 wrapl_4030 a0000000
41 002b4000-002b4ffff 1 wrapl_4030 c0000000
42 002b5000-002b5ffff 1 wrapl_4030 e0000000
---- 23fd6000-23fe9ffff 1 pte2 NA
---- 23fea000-23feaffff 1 pte1 NA
---- 23feb000-23ffeffff 0 pte2 NA
---- 23fff000-23fffffff 0 pte1 NA

```

```

Subtest 1 0:00:01 passed
Subtest 2 0:00:01 passed
Subtest 5 0:00:01 passed
Subtest 6 0:00:01 passed
Subtest 7 0:00:01 passed
Subtest 10 0:00:00 passed
Subtest 11 0:00:01 passed
Subtest 14 0:00:01 passed
Subtest 15 0:00:01 passed
Subtest 16 0:00:01 passed
Subtest 18 0:00:01 passed
Subtest 19 0:00:01 passed
Subtest 20 0:00:03

```

<C MENU

```

Enter: 0 to continue test
       1 to abort test
       2 to abort subtest
       3 to abort and pause at end of current subtest

```

> 1

```

Test 'cpu4030.t' aborted
: q

```

Hit <CR> to continue

```

iscn68==>!cpureg -c 1

```

Register dump for cpu: 1

```

a0: 00000000 s0: 00000000 00000000 t0: 00000000 pc: 00000000
a1: 00000000 s1: 00000000 00000000 t1: 000127b0 psw: 800000c0
a2: 00000000 s2: 00000000 00000000 t2: 00000000 ipc: 000
a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 680000
a4: 00000000 s4: 00000000 00000000 t4: 0000001b cir: 0 tid: 00

```

*initalize PC po
Z Busie 2 AS T5 do pc wIP.*

*up. wybi adres wybrany przez
PTE moze wiec jest adres
fizyczny sq. 2000 mm*

*dalej ile
← bo 15 adres*

a5: 00000000 s5: 00000000 00000000 t5: 00012700 v1: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

Hit <CR> to continue

iscn68==>!mm

mm: revision 5.1 (Mon Apr 27 11:43:52 1992)

mm:address mode = PHYSICAL *- funny*

mm(00,00):s log *set logical adresses*

Current sdrs:

sdr[0]=23fffe10 sdr[1]=23fffc10 sdr[2]=23fffa10 sdr[3]=23fff810
sdr[4]=23fff610 sdr[5]=23fff410 sdr[6]=23fff210 sdr[7]=23fff010

mm(00,00):i 120d0,15

0x000120d0	ld.w	#0x55555555,a1
0x000120d6	ld.w	#0xaaaaaaaa,a2
0x000120dc	ld.w	#0xffff,a3
0x000120e0	ld.w	#0xe0000000,a4
0x000120e6	ld.w	#0x77777777,a5
0x000120ec	ld.w	#0x99999999,a6
0x000120f2	ld.w	#0x66666666,a7
0x000120f8	ld.w	#0xaaaaaaaa,a1
0x000120fe	ld.w	#0x55555555,a2
0x00012104	ld.w	#0x0,a3
0x00012106	ld.w	#0x11111111,a4
0x0001210c	ld.w	#0x88888888,a5
0x00012112	ld.w	#0x66666666,a6
0x00012118	ld.w	#0x99999999,a7
0x0001211e	ld.h	#0x0,a1
0x00012120	ld.h	#0x1,a2
0x00012122	ld.h	#0x2,a3
0x00012124	ld.h	#0x3,a4
0x00012126	ld.h	#0x4,a5
0x00012128	ld.h	#0x5,a6
0x0001212a	ld.h	#0x6,a7

mm(00,00):q

Hit <CR> to continue

iscn68==>in "sys"

Including: sys

Verify flag is now on

Including: /hw/cputest/halt_off

Log_char returning EOF

Including: /hw/cputest/asp_func

Log_char returning EOF

Including: /hw/cputest/load

Log_char returning EOF

Including: /hw/cputest/clock

Log_char returning EOF

Including: /hw/cputest/hard

Display hard error state of cpu with hard (head #)
Default Head [:900]:

Log_char returning EOF

*tutaj widac, ze
wyslo ok
dzieta wze co
tu zduzalo, nego
skadalo ale to nie
jest przewidziane*

all OK.

Including: /hw/cputest/tipr

Log_char returning EOF
Default Head 1

Before Executing load (addr), TYPE !sysreset

Log_char returning EOF

iscn68==>!sysreset

sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)

Hit <CR> to continue

iscn68==>!cop

cop: revision 5.1 (Mon Apr 27 11:43:51 1992)

CONVEX Computer Class: 4 Serial Number: 16393

Slot	Type	Part Number	Serial No.	Revision		
				Ring	Wire	Asm
vda	vpd	410-001206-200	000560433	1	c	l
vca	vpc	410-002205-200	000550162	1	c	g
dca	edc	410-001219-200	000700107	1	b	g
fua	efu	410-001220-200	000710047	1	a	k
ipa	ipp	410-001207-200	000570384	1	b	m
asa	asp	410-001209-200	000590441	1	b	m
vdb	vpd	410-001206-200	000560438	1	c	l
vcb	vpc	410-002205-200	000550693	1	c	h
dcb	edc	410-001219-200	000700087	1	a	g
fub	efu	410-002220-200	000710134	1	b	j
ipb	ipp	410-001207-200	000570355	1	b	m
asb	asp	410-001209-200	000590433	1	b	m
vdc	NONE	000-000000-000	000000000			
vcc	NONE	000-000000-000	000000000			
dcc	NONE	000-000000-000	000000000			
fuc	cxm	410-001181-200	000790006	1	a	a
ipc	NONE	000-000000-000	000000000			
asc	NONE	000-000000-000	000000000			
vdd	NONE	000-000000-000	000000000			
vcd	NONE	000-000000-000	000000000			
dcd	NONE	000-000000-000	000000000			
fud	cxm	410-001181-200	000790007	1	a	a
ipd	NONE	000-000000-000	000000000			
asd	NONE	000-000000-000	000000000			
mo0	mcm	410-003213-200	000530958	2	d	c
me0	mcm	410-003213-200	001017911	2	e	e
mo1	mcm	410-003213-200	000530933	2	d	c
me1	mcm	410-003213-200	000530955	2	d	c
mo2	NONE	000-000000-000	000000000			
me2	NONE	000-000000-000	000000000			
mo3	NONE	000-000000-000	000000000			
me3	NONE	000-000000-000	000000000			
sp4	sp4	410-001223-200	000660109	1	b	d
cue	cue	410-001222-200	000740025	1	a	c
cuo	cuo	410-001221-200	000730004	1	a	e
piy	pi2	410-001224-200	000720028	2	a	e
pix	NONE	000-000000-000	000000000			
ccu0	iop	410-002218-200	000101001	1	d	b
ccu1	viop	410-002149-200	000270515	1	b	k
ccu2	idc	410-001228-200	000800087	1	b	g
ccu3	NONE	000-000000-000	000000000			
ccu4	NONE	000-000000-000	000000000			
ccu5	NONE	000-000000-000	000000000			
ccu6	NONE	000-000000-000	000000000			
ccu7	NONE	000-000000-000	000000000			

Hit <CR> to continue

iscn68==>!sysreset
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)

Hit <CR> to continue

iscn68==>!cpureg -c 1 -i 0

Register dump for cpu: 1

a0: 00000000	s0: 00000000	00000000	t0: 00000000	pc: 00000000
a1: 00000000	s1: 00000000	00000000	t1: 00000000	psw: 800000c0
a2: 00000000	s2: 00000000	00000000	t2: 00000000	ipc: 000
a3: 00000000	s3: 00000000	00000000	t3: 00000000	ccr: 000000
a4: 00000000	s4: 00000000	00000000	t4: 00000000	cir: 0 tid: 00
a5: 00000000	s5: 00000000	00000000	t5: 00000000	vl: 00 vs: 00000000
a6: 00000000	s6: 00000000	00000000	t6: 00000000	vm_u: 00000000 00000000
a7: 00000000	s7: 00000000	00000000	t7: 00000000	vm_l: 00000000 00000000

global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 IDN: 0

Hit <CR> to continue

iscn68==>load 120d0
pc = 120d0
iscn68==>t
pc=00000000 ipc=040 ep=000 ui=f head 1
iscn68==>!cpureg -c 1

wprowadzenie adresu
← ok. zle pc powrotu s3 znowid nie zapisalo fapu odrz 120d0 ok PC zle
brak pokrewi IP z AS
ok I instrukcje

Register dump for cpu: 1

a0: 00000000	s0: 00000000	00000000	t0: 00000000	pc: 00000000
a1: 00000000	s1: 00000000	00000000	t1: 000120d0	psw: 800000c0
a2: 00000000	s2: 00000000	00000000	t2: 00000000	ipc: 040
a3: 00000000	s3: 00000000	00000000	t3: 00000000	ccr: 680040
a4: 00000000	s4: 00000000	00000000	t4: 00000000	cir: 0 tid: 00
a5: 00000000	s5: 00000000	00000000	t5: 00000000	vl: 00 vs: 00000000
a6: 00000000	s6: 00000000	00000000	t6: 00000000	vm_u: 00000000 00000000
a7: 00000000	s7: 00000000	00000000	t7: 00000000	vm_l: 00000000 00000000

global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 IDN: 0

zle same zara
040 ← cos jest

Hit <CR> to continue

iscn68==>t
pc=00000000 ipc=04e ep=000 ui=f head 1
iscn68==>!cpureg -c 1

next bit
→ tutaj takie jak w episte coldstartu

Register dump for cpu: 1

a0: 00000000	s0: 00000000	00000000	t0: 00000000	pc: 00000000
a1: 00000000	s1: 00000000	00000000	t1: 000120d0	psw: 800000c0
a2: 00000000	s2: 00000000	00000000	t2: 00000000	ipc: 04e
a3: 00000000	s3: 00000000	00000000	t3: 00000000	ccr: 680040
a4: 00000000	s4: 00000000	00000000	t4: 00000000	cir: 0 tid: 00
a5: 00000000	s5: 00000000	00000000	t5: 000120d0	vl: 00 vs: 00000000
a6: 00000000	s6: 00000000	00000000	t6: 00000000	vm_u: 00000000 00000000
a7: 00000000	s7: 00000000	00000000	t7: 00000000	vm_l: 00000000 00000000

global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 IDN: 0

ok
tu dalej
ok

Hit <CR> to continue

iscn68==>t
80
iscn68==>t 5
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=081 ep=000 ui=f head 1
iscn68==>t

```

pc=00000000 ipc=068 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=069 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06a ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06b ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06c ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06d ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06e ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=070 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=071 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=c00 ep=000 ui=0 head 1
iscn68==>t
pc=00000000 ipc=c00 ep=000 ui=0 head 1
iscn68==>!cpureg -c 1

```

estafeta instr. w op cold

z/c

*Reanalyze the do onen to ie
posture AS 2 APP etc*

Register dump for cpu: 1

```

a0: 00000000 s0: 00000000 00000000 t0: 003ffff8 pc: 00000000
a1: 00000000 s1: 00000000 00000000 t1: 003fe000 psw: 000000c0
a2: 00000000 s2: 00000000 00000000 t2: 00000ff8 ipc: c00
a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 600000
a4: 00000000 s4: 00000000 00000000 t4: 0000001b cir: 0 tid: 00
a5: 00000000 s5: 00000000 00000000 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

```

Hit <CR> to continue

```

iscn68==>t
pc=00000000 ipc=c00 ep=000 ui=0 head 1
iscn68==>t
pc=00000000 ipc=011 ep=000 ui=f head 1

```

091983

908 menu re cor per de
20 Func Unit 2 pte
DC - base C
DB - h B
DD - u D.

Cocyt021

0000000000000000

x - 005
001 - 00

Test 'cpu4233.t'

Mon Feb 8 09:13:10 1993

ENTER TEST PARAMETERS

[] Encloses allowed input ranges or values
() Encloses the default value

^ Returns to the previous prompt
 :nn Returns to the prompt #nn
 : Returns to the first unsatisfied prompt
 :? Reviews previous entries

1: Run default switches? [y,n] (y) ->

TEST PARAMETER SUMMARY

Run default switches? : y

Loading and initializing test ... 0:01:27

Current Memory Allocation

File No.	Physical Address	Pid	File Name	Logical Offset
1	00200000-0023ffff	0	p0r0_4233	00000000
2	00240000-002a4fff	0	cpu4233.rnn	00027000
3	002a5000-00aa4fff	0	support_4233	e0000000
----	23ff8000-23ff9fff	0	pte2	NA
----	23ffa000-23ffdfff	0	ptet	NA
----	23ffe000-23ffefff	0	pte2	NA
----	23fffc00-23ffffff	0	ptel	NA

Subtest 500 0:00:02 failed → !

***** Mon Feb 8 09:15:29 1993 *****

Test: cpu4233.t 1.30 Class: 12 Subtest: 500 1.25 Count: 1 Error: 0
 Failed: remote invalidate 1, single head writing bytes, other heads spin on cmr
 HARD ERROR DETECTED

hard_logger: revision 5.1 (Mon Apr 27 11:43:51 1992)

Data Cache

Left parity bit => Left data byte, Left validity bit => Left data byte.

ADDR	DATA	P	TAG_A	P	TAG_BC	P	TAG_DE	P	VBS	VCS	VDS	VES	UPD
0008	00000000	f	0ad6b0	4	0ad6bc	4	0ad6bc	4	0	0	0	0	00
0010	00000000	f	0ad6b0	4	7f0010	4	9f0004	4	0	0	0	0	00
0018	00000000	f	0ad6b0	4	0ad6bc	4	0ad6bc	4	0	0	0	0	00
0020	00000000	f	0ad6b0	4	3f0011	0	ff0020	4	0	0	0	0	00

ME0/MCM: hard_err is not set
 ME0/MCM: soft_err is not set
 MO0/MCM: hard_err is not set
 MO0/MCM: soft_err is not set
 ME1/MCM: hard_err is not set
 ME1/MCM: soft_err is not set
 MO1/MCM: hard_err is not set
 MO1/MCM: soft_err is not set

⇒ it means ok

CUO: hard_err is not set
 CUE: hard_err is not set
 PIY/PI2: hard_err is not set
 PIY/PI2: pia_softerr is not set

was 'swig' by to # 308

RITA: [I#900] EDC detected EFU hard error

RITA:	EFU field	CPU: A	B	C	D
RITA:	phi0	0x000000	0x000000		
RITA:	phi1	0x000000	0x000000		
RITA:	phi2	0x3fffff	0x3fffff		
RITA:	qpar_err	0x00	0x18		
RITA:	ram_par_err	0x00	0x38		
RITA:	ri_adr_pe	0x00	0x00		
RITA:	even_addr_reg_2[0]	0x200	0x200		
RITA:	even_addr_reg_2[1]	0x200	0x200		
RITA:	even_addr_reg_2[2]	0x200	0x200		
RITA:	odd_addr_reg_2[0]	0x200	0x200		
RITA:	odd_addr_reg_2[1]	0x200	0x200		
RITA:	odd_addr_reg_2[2]	0x200	0x200		
RITA:	ri_data_pe	0x00	0x00		
RITA:	even_data_reg_2[0]	0x1b4	0x1b4		
RITA:	even_data_reg_2[1]	0x0d6	0x0d6		

```

RITA: even_data_reg_2[2] 0x10a 0x10a
RITA: odd_data_reg_2[0] 0x1b4 0x1b4
RITA: odd_data_reg_2[1] 0x0d6 0x0d6
RITA: odd_data_reg_2[2] 0x10a 0x10a

```

```

RITA:
RITA: CXM field          CPU: A          B          C          D
RITA: -----
RITA: phi0                0x000000    0x000000
RITA: phi1                0x000000    0x000000
RITA: phi2                0x000001    0x000001
RITA: harderr            0x0          0x0
RITA: ri0_out            0x04780000  0x04780000
RITA: ri0_out << 3      0x23c00000  0x23c00000
RITA: ri0_pout          0x5          0x5
RITA: write_req0_out    0x0          0x0
RITA: ri0_synd          0x0          0x0
RITA: ri1_out            0x04780000  0x04780000
RITA: ri1_out << 3      0x23c00000  0x23c00000
RITA: ri1_pout          0x5          0x5
RITA: write_req1_out    0x0          0x0
RITA: ri1_synd          0x0          0x0
RITA: function          out bits      pout      good parity
RITA: ram data          <31..24>      <3>       0x00 -> 1
RITA: ram data          <23..16>      <2>       0x00 -> 1
RITA: ram data          <15..12>,write_req <1>       0x00 -> 0
RITA: ram addr          <11.. 3>      <0>       0x00 -> 1

```

```

RITA: [ #902] EFU[1]:qpar_err is not OR of expected fields
RITA: [ #904] EFU[1]:ram_par_err: 0x38 (odd[2] odd[1] odd[0])
RITA: z[#906] RITA tag ram address parity problem probably on or between
RITA:          CPUs C and D
RITA:          RITA tag ram address is <11..3> of the <31..3> address
RITA:          examine EFU ri_adr_pe and CXM ri0_synd, ri1_synd
RITA: [ #908] RITA tag ram data parity problem probably on or between
RITA:          CPUs C and D
RITA:          RITA tag ram data is <31..12> and write_req of the <31..3> address
RITA:          examine EFU ri_data_pe and CXM ri0_synd, ri1_synd
RITA: [ #910] qpar_err suggests problem probably on or between
RITA:          CPUs B and A

```

```

ASA/ASP: hard_err is not set
DCA/EDC: hard_err is not set
IPA/IPP: hard_err is not set
VCA/VPC: hard_err is not set
VCA/VPC: softerr is not set
VDA/VPD: hard_err is not set
ASB/ASP: hard_err is not set
! DCB/EDC: Hard error detected.
DCB/EDC: [ #206] EDC detected EFU hard error
DCB/EDC: [ #208] efu parity error in RITA gate array - see previous messages

```

```

IPB/IPP: hard_err is not set
VCB/VPC: hard_err is not set
VCB/VPC: softerr is not set
VDB/VPD: hard_err is not set

```

```

Test 'cpu4233.t' failed
Elapsed time: 0:00:52

```

Rita cyfi hammi hawenne ni m. ptfeni Procesora nys. 6-11 hardout

*ktad albo w backplane or plane connect
or ktadni 2 ptyt procesora walnista
tataj back plane B ic. (wymowa)
wacimaj note cy ptyt BC upom
bo one takie moze cy byc celow
w tym.*

→ ptyty w FK I DC board w CPU B is dead

ok tan dos' keliep wproyosh